USB IP Subsystem

Full range of USB controllers supporting USB 2.0 / USB 3.0 / USB 3.1 gen1 and gen2 in host and device mode of operation. Supports AXI interface and in-built DMA features.

USB IP Subsystem

Key Features

SiFive provides a complete portfolio of USB-certified controllers with host and device functionality. They are integrated with our PHY partners in multiple foundries and nodes. FPGA boards are available for demo and prototype use. 

USB IP Subsystem


USB3.0 OTG – Product Brief
USB3.0 OTG – Product Brief

USB 3.1 Device Controller

USB 3.1 Device Controller


  • Compliant with USB 3.1 Gen 2 specification, USB 3.1 PIPE interface
  • Supports 32/64 data bus width
  • AXI, AHB bus standards
  • Supports 32/64/128 bit data bus
  • Supports all USB 3.1 power down modes
  • Supports Ccontrol, bulk, Iiochronous and interrupt transactions
  • Bulk endpoint support streaming
  • Device can be configurable up to 15 IN and 15 OUT functional endpoints
  • Configurable number of function endpoints
  • Dynamically configurable endpoint FIFO for optimum usage of memory
  • Synchronous SRAM interface for FIFO
  • Fully integrated DMA controller


USB 3.0 OTG Datasheet - PDF

USB 3.1 Gen2 Device Datasheet - PDF

USB 3.1 Retimer Product Brief - PDF

USB 3.0 OTG Datasheet - PDF
USB 3.1 Gen2 Device Datasheet - PDF
USB 3.1 Retimer Product Brief - PDF

USB 3.2 Retimer

USB 3.2 Retimer

High Level Features

  • Compliant to USB 3.1 Appendix E standard
  • Supports Gen 1(5G) and Gen 2(10G) speeds
  • Supports all low power states
  • Supports MCU CSR interface to drive ASIC control and status register
  • Supports PCS logic with 8b/10b for Gen1 and 128b/132b for Gen2 support
  • Supports SERDES interface
  • Optional support to external PHY with PIPE interface
  • SRIS architecture
  • “Pass through” and “local loopback” supported
  • Provision to monitor key events including internal errors
  • Provision to monitor link states
  • Option to tune PIPE control signal through CSR interface
  • Master loopback support for production test
  • Option to generate LFPS pattern in debug mode


We’d like to hear from you. Share your vision with our dedicated sales team and we’ll shape a custom silicon solution that fits your needs.

Explore Related Products

Best-in class SoC IPs covering wide range of applications from IoT devices, networking and AI/HPC

HBM2/2E IP Subsystem

The HBM2/2E IP is suitable for applications involving graphics, high-performance computing, high-end networking, and communications that require very high bandwidth, lower latency and more density.

Ethernet IP Subsystem

Comprehensive portfolio of fully configurable multi-channel, multi-rate Ethernet MAC, PCS and FEC IP. Support for OIF FlexE in addition to IEEE802.3 standard for data center applications.

Interlaken IP Subsystem

Interlaken IP is used by applications including NPU, traffic management and switch fabrics. OpenFive supports silicon-proven Interlaken IP with over 75+ tier 1 customers on various technology and process nodes.

Die-to-Die IP Subsystem

Die-to-Die Controller IP offers unique value proposition in terms of low power, high throughput and low latency links enabling faster time to integration for heterogenous chiplet connections in wired communications, AI and HPC applications.